Beschleunigung der entwicklung digitaler systeme durch verwendung des "Hardware Accelerator and Cosimulator" (HAC)

M. Zeinzinger; S. Reichör; M. Pfaff

doi:10.1007/bf03054378

Beschleunigung der entwicklung digitaler systeme durch verwendung des "Hardware Accelerator and Cosimulator" (HAC)

Translated title of the contribution: Acceleration of digital design development by means of using the "Hardware Accelerator and Cosimulator" (HAC)

M. Zeinzinger, S. Reichör, M. Pfaff

Research output: Contribution to journal › Review article › peer-review

Abstract

Digital hardware in the form of synthesizable sourcecode can be outsourced to real hardware (FPGA), that can be subsequently integrated to the simulation with an existing testbench. Additionaly it is possible to cosimulate pieces of hardware, when a behavioral model is not available, very easily together with modules implemented in a hardware description language and/or a testbench.

Translated title of the contribution	Acceleration of digital design development by means of using the "Hardware Accelerator and Cosimulator" (HAC)
Original language	German (Austria)
Pages (from-to)	456-459
Number of pages	4
Journal	Elektrotechnik und Informationstechnik
Volume	122
Issue number	12
DOIs	https://doi.org/10.1007/bf03054378
Publication status	Published - Dec 2005

Access to Document

10.1007/bf03054378

Cite this

@article{3a5ff6b052334317ab2b2c0e29351646,

title = "Beschleunigung der entwicklung digitaler systeme durch verwendung des {"}Hardware Accelerator and Cosimulator{"} (HAC)",

abstract = "Digital hardware in the form of synthesizable sourcecode can be outsourced to real hardware (FPGA), that can be subsequently integrated to the simulation with an existing testbench. Additionaly it is possible to cosimulate pieces of hardware, when a behavioral model is not available, very easily together with modules implemented in a hardware description language and/or a testbench.",

keywords = "Acceleration, Cosimulation, Hardware design, Hardware in the loop, Simulation",

author = "M. Zeinzinger and S. Reich{\"o}r and M. Pfaff",

year = "2005",

month = dec,

doi = "10.1007/bf03054378",

language = "Deutsch ({\"O}sterreich)",

volume = "122",

pages = "456--459",

journal = "Elektrotechnik und Informationstechnik",

issn = "0932-383X",

publisher = "Springer",

number = "12",

}

TY - JOUR

T1 - Beschleunigung der entwicklung digitaler systeme durch verwendung des "Hardware Accelerator and Cosimulator" (HAC)

AU - Zeinzinger, M.

AU - Reichör, S.

AU - Pfaff, M.

PY - 2005/12

Y1 - 2005/12

N2 - Digital hardware in the form of synthesizable sourcecode can be outsourced to real hardware (FPGA), that can be subsequently integrated to the simulation with an existing testbench. Additionaly it is possible to cosimulate pieces of hardware, when a behavioral model is not available, very easily together with modules implemented in a hardware description language and/or a testbench.

AB - Digital hardware in the form of synthesizable sourcecode can be outsourced to real hardware (FPGA), that can be subsequently integrated to the simulation with an existing testbench. Additionaly it is possible to cosimulate pieces of hardware, when a behavioral model is not available, very easily together with modules implemented in a hardware description language and/or a testbench.

KW - Acceleration

KW - Cosimulation

KW - Hardware design

KW - Hardware in the loop

KW - Simulation

UR - http://www.scopus.com/inward/record.url?scp=30344435910&partnerID=8YFLogxK

U2 - 10.1007/bf03054378

DO - 10.1007/bf03054378

M3 - Übersichtsartikel

AN - SCOPUS:30344435910

SN - 0932-383X

VL - 122

SP - 456

EP - 459

JO - Elektrotechnik und Informationstechnik

JF - Elektrotechnik und Informationstechnik

IS - 12

ER -

Beschleunigung der entwicklung digitaler systeme durch verwendung des "Hardware Accelerator and Cosimulator" (HAC)

Abstract

Access to Document

Other files and links

Fingerprint

Cite this