Single-Source Hardware Modeling of Different Abstraction Levels with State Charts

Rainer Leonhard Findenig, Thomas Leitner, Wolfgang Ecker

Publikation: Beitrag in Buch/Bericht/TagungsbandKonferenzbeitragBegutachtung

1 Zitat (Scopus)

Abstract

This paper presents an approach and a framework for hardware modeling on different abstraction levels, from untimed to cycle-accurate. Being based on UML State Charts, the graphical input language is intuitive to use and can directly serve as the documentation of the model. Compared to previous approaches, we propose an extension to UML that allows specifying all supported abstraction levels of a model in a single source, easing both development and debugging. We also present a code generator that allows selecting a specific abstraction level from the model to automatically generate SystemC code for it. Additionally, we use a modeling style extending existing work for purely cycle-accurate State Charts so that a previously presented code generation approach for VHDL can be reused.

OriginalspracheEnglisch
Titel2012 IEEE International High Level Design Validation and Test Workshop, HLDVT 2012
Seiten41-48
Seitenumfang8
DOIs
PublikationsstatusVeröffentlicht - 2012
VeranstaltungHigh Level Design Validation and Test Workshop (HLDVT) 2012 - Huntington Beach, USA/Vereinigte Staaten
Dauer: 9 Nov 201210 Nov 2012

Publikationsreihe

NameProceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT
ISSN (Print)1552-6674

Konferenz

KonferenzHigh Level Design Validation and Test Workshop (HLDVT) 2012
LandUSA/Vereinigte Staaten
OrtHuntington Beach
Zeitraum09.11.201210.11.2012

Fingerprint Untersuchen Sie die Forschungsthemen von „Single-Source Hardware Modeling of Different Abstraction Levels with State Charts“. Zusammen bilden sie einen einzigartigen Fingerprint.

Zitieren